University of BRISTOL


29th March 2019

Open Source Hardware Verification A survey and suggestions for future work


Ben Marshall

University of Bristol Computer Science Department

bristol.ac.uk



bristol.ac.uk



University of BRISTOL	Open Source Hardware Verification 29th March 2019				
Argument: Verification is being neg	lected	9 Constraints of the second secon			
 Three Points: Functional verification is a second class citizen in Quantitative evidence of verification effort for oper is hard to find and demonstrate. We have <i>almost</i> everything we need to do a good hardware with open source tools. 	n source hardware designs	This is the argument I want to make: I think that so far, functional verification has been somewhat neglected: both in terms of tool capability and actual engineering practice, and that we're now at an inflection point in OSDA which means that can no longer continue. Breaking this down a bit: Up to now, verification has been something of a second class citizen. There are plenty of reasons for this, some technical, some human. Now point two: it may be that actually we all do perfect jobs of verification, but unless we have a way of communicating that to people browsing our designs, all that effort gets wasted. And, most importantly, I want to convince you that we already have most of the tools we need to do a damn good job. That said, there are certainly some areas where we could make our lives easier with a bit more investment.			
	bristol.ac.uk	 K			
 University of BRISTOL 1. Verification is Treated as Second 	Open Source Hardware Verification 29th March 2019 Class				
 Only 2.8% of designs on OpenCores describe the verification related. It's easier to find designs than it is to find re-usable The motivations sometimes aren't there to make v worthwhile. Design is seen as the more interesting problem? 	e verification IP.	Now, I understand that this is open to interpretation. I absolutely do not mean to say people thing verification isn't important or necessary. I think we all know it's important, but that upto now in open source hardware, the focus has been on tooling needed for design: simulation, place and route and so on. After all, you can't do verification is you can't build your design. We're now at the point where investment in verification is necessary. I don't think it's reasonable to build something as large as a CPU and show it off as a reusable open source component (with the expectation others will use it) without at least stating what kind of verification has been done and how much of the design is covered by it. Of-course, this isn't applicable for every project, but if we want open source designs to proliferate, this is what I think is needed. One thing I've found since falling into academia: there is almost <i>zero</i> incentive to do verification on hardware designs. You want just enough to get defensible results and publications, because that's what your funding depends on. Of-course some projects do put the effort in, but this is not the norm in my experience. This is important because big open academic projects around RISC-V are starting to set a benchmark for what open source			
	bristol.ac.uk	k hardware projects look like.			
 University of BRISTOL 2. Evidence of Verification 	Open Source Hardware Verification 29th March 2019	the second			
 Evidenced Verification Means: ★ A statement of what verification effort as been attempted. ★ A coverage number, representing the degree of design functionality stressed by the verification. ▶ Slightly different for formal verification methods. 		So, this is the single most helpful thing new and existing projects can do to make them- selves attractive to users. It's also somewhere that open source hardware can do much better than commercial counterparts. In industry, IP gets delivered, and you take it on faith that because you paid for it, it's been well verified. The selling company will (hopefully!) have things like coverage metrics for the design to say how much of the functionality is touched by the verification (and hence			
Why is this useful Being able to answer questions like: Image: Have I seen instruction X followed by instruction Y Image: Have I seen instruction X raise all of the exception Image: Does my bus master function correctly under stall It lets people know where they can help out the most.	ns it can correctly?	tested), but this is not typically made available to customers of the IP. Open source hardware projects can actually show off about how well verified they are. Even an honest description of what the testbench.v file does is useful.			

It lets people know where they can help out the most.

bristol.ac.uk

University of BRISTOL

Open Source Hardware Verification 29th March 2019

2. Evidence of Verification

But...

cont


- Ke There is no consistent way of showing this across existing projects.
- Ke Many projects simply don't state what has been verified.
- Ke Absence of evidence is evidence of absence.

The software world loves badges... Maybe we could too?

ling legacy 0 0 g se coverage 89% Igtm 1 alert comm s to be deployed 🙎 📾 chat 14 online 😏 Follow @shields_io 🛛 554

Open Source Hardware Verification

2019-03-07





Unfortunately at the moment, it's really hard to show this consistently across projects. Generating coverage numbers as a badge like software projects love to do would be fantastic. But, continuous integration for hardware is hard (keep an eye on LibreCores CI though) and only a few tools like Verilator support any kind of coverage collection. Being able to quantify verification effort, and show it, is something which I think open source hardware needs and will really benefit from. It will need some tooling investment, but if it means we can look at a design and say "this looks well verified, I can use this" or "this bit isn't covered. I can contribute here", then that's a good outcome.

To borrow a phrase, "trust, but verify". We should be able to trust open source hardware designs, and that trust should be based on verifiable verification efforts.

bristol.ac.uk

University of BRISTOL	Open Source Hardware Verification		en Source Hardware Verification		3. We have (almost) everything we need! [Coverge Collecton	
BRISTOL	29th March 2019	2019-03-07			Viellator supports line and toggle coverage. Most-HELs can get line coverage for fee from their parent language. Functional coverage is a bit more work, but possible.	
3. We have (almost) everything we	e need!	19-0	└-3. We have (almost) everything we n	eed!	Verification Libraries	
		20			* Symbilese/21andtients github.com/ben-marshall/aserone-open-hardware-rerification	
Coverage Collection			haps the best thing I can say now is that actua ects out there to make verification easier for oper		ady some fantastic	
🖌 Verilator supports line and toggle coverage.			bu are using Verilator then it already supports lin		rage, vou just have	
Keta-HDLs can get line coverage for free from their parent language.		to turn it on. For MetaHDLs, you can exploit their host language tools to get things like line and branch coverage. Functional coverage it still an open problem in my opinion. If				
K Functional coverage is a bit more work, but possible.						
		-	look at what's possible in something like System' n source tools at the moment.	Verilog, there's not	hing comparable in	
Verification Libraries			erms of verification libraries, theres a bunch of	great stuff out th	ere for VHDL, and	
₭ UVVM / OSVVM / VUnit / Cocotb		Cocotb is an abstracted framework which works with several HDLs.				
		Of-	course, we're very fortunate to have the formal too	is and flow in the fo	rm of SymibiYosys.	
Formal Tools		The	fact you can end-to-end verify a RISC-V CPU u	sing only open so	urce tools is some-	
🖌 SymbiYosys / Z3 and friends		thin	g I find absolutely amazing.			
github.com/ben-marshall/awesome-open-ha	ardware-verification					
	bristol.ac.uk					
White the second	Open Source Hardware Verification	Ор	en Source Hardware Verification		An open source verification wishlist	
Conversity of BRISTOL	29th March 2019	3-07			Re-stable behaviour specifications Day the same specific technic technical properties for different tanguages / implementations.	
An open source verification wishlis	st	2019-03-07	An open source verification wishlist		Veningson Dearies for Mars-Holls Functional Commage Datestion Standard Commage Datestion	
An open source vernication wishins	51	201			A verification mindset Companies: If you are open-sourcing a design, why not include the	
🖌 Re-usable behaviour specifications					verification infrastructure as wel?	
Use the same spec to generate testbenches / for a spect t	ormal properties for different		v, having all of that is great, but I think we can do rce verification engineer:	beller. This is my	wismist as an open	
languages / implementations.			usable verification IP and design specifications a			
			he moment. If I can just download an AXI bus	-	•	
Kerification Libraries for Meta-HDLs		design, then as a designer, that saves me a huge amount of time. Similarly, easy stimu- lus generation for different interfaces would be fantastic. Even better you can imagine a				

- Functional Coverage Collection
- Stimulus Generation
- Re-usable verification IP
- 🖌 A verification mindset
- Ke Companies: If you are open-sourcing a design, why not include the verification infrastructure as well?

bristol.ac.uk

package manager like FuseSoC being used to just grab all the verification IP you need! These re-usable libraries are somewhere that MetaHDLs can really show their worth. Every one I've seen so far makes the claim that "X is written in a high level language, which also makes it perfect for verification". Which is great! But I've never seen one with a corresponding verification library, it's always been about the design.

Also, It's great that companies are starting to open source their hardware designs, or parts of their frameworks. What would be fantastic is if they did the same with their verification infrastructure. Of-course it helps if that IP is actually usable by current open source tools. Google for example released a RISC-V program generator, but it's all in SystemVerilog and hence no good to the open source community.

Open Source Hardware Verification University of BRISTOL Open Source Hardware Verification 2019-03-07 29th March 2019 Learning from Industry Learning from Industry The other thing that the open source community has going for it is that we essentially "know Kemember: Industry has been through all of this before. what's coming" in terms of many technical challenges. Industry has been there before, and there are hundreds of excellent articles, training materials and surveys on the topic. ✓ Use the lessons from industry to decide where to invest in tools. This won't be much of a surprise to many given how much overlap there is, even in this room, between people being in industry and pushing for open source tooling. Methodologies, best practices etc. I did want to briefly look at one survey in particular, because it nicely underlines the needs and opportunities there are in building open source design verification tools and frame-K Wilson Research Group Functional Verification Studies: 2012-2018 works. The Wilson Research group functional verification studdies, run by Harry Wilson at Mentor, are a great resource for looking at trends and so on. Extremely good resource for looking at how commercial verification has My favourite sentence from the most recent edition is there on the slide. changed over time. Verification is not a solved problem: As of 2018, 84% of surveyed FPGA design projects suffered a non-trivial bug escape into production bristol.ac.uk Open Source Hardware Verification University of BRISTOL Open Source Hardware Verification 2019-03-07 29th March 2019 Learning from Industry Learning from Industry My cherry-picked insight from the most recent survey is to compare language FPGA: Design Language Adoption Next Twelve Months adoption for FPGA development. This graph shows the percentage of surveyed designs using each of the main HDLs, and crucially, which ones they plan to use next year. 70% It's pretty clear here, VHDL and Verilog are still king, with SystemVerilog and 60% C/C++/SystemC gradually gaining popularity. The other category is more of a rounding error for design. However... 10% FPGA Design Language Ado Wikon Research Group and Mentor & Semens Rusiness 2018 F fication Study Mentor bristol.ac.uk Open Source Hardware Verification University of BRISTOL Open Source Hardware Verification 2019-03-07 29th March 2019 Learning from Industry Learning from Industry It's a very different story for verification. **FPGA: Verification Language Adoption** That other category has a much larger share, and that share is increasing. In the report, it mentions Python specifically, but they note that all sorts of languages are being used. 8086 In terms of which libraries/methods are being used for FPGAs specifically, UVM is the one 70% to watch, it's the only one which has consistently gained share in industry since 2014. Ofcourse, that's not so useful to us in open source, so having alternatives like OSVM and UVVM is really important. ofects The point in picking out these graphs is to underline that the big shift in industry is toward standardised verification methodologies like UVM and SVA, even if the actual language used is "other".

Making sure we can match these capabilities in OSDA, for whichever design language you prefer, is going to be essential.

bristol.ac.uk

Menior:

FPGA Design Language Adoption

C No

cation Study

h Group and Mentor, A Siemens Busi

University of BRISTOL	Open Source Hardware Verification 29th March 2019	Open Source Hardware Verification Usedances Taking Points Usedances Taking Points Usedances to a graduate the analysis of the second se		
Miscellaneous Talking Points		Miscellaneous Talking Points		
 Verifying security claims Human factors More software oriented people moving into hardw Agile development practices more suited to verific Different perspectives on <i>product</i> development an Commercial hardware development team structures open source governance / development structures 	ation than to design? Id testing. Is look very different to	I wanted to say much more than would reasonably fit in this talk, so in the spirit of provoking discussion, I figured I'd touch on just a few. Open Source Hardware gets touted as a solution to hardware security flaws. I can get behind this to an extent, but security is predicated on functional correctness. If you can't show the latter, you don't have the former. Even then, security flaws can happen in perfectly functional designs. The problems arise because of system level interactions. If systems consist of open source components, we need to understand their interactions, not just components in isolation. This is an open problem. There's a lot to be said for "agility" in hardware design. I actually think it is much better suited to hardware verification. What is a testbench if not a large piece of software? Here is where rapid iteration helps most, not in the RTL. Finally, in industry you tend to have a separation of design and verification engineers to stop one repeating the other's mistakes. Open source communities don't organise that way, so it'll be interesting to see how big collaborative hardware design projects manage this.		
University of BRISTOL Conclusions	Open Source Hardware Verification 29th March 2019	Open Source Hardware Verification Cecture Conclusions		
 Vector Open source hardware designs should be proud to they are. Developing re-usable verification infrastructure is a contribution to open source hardware development There is already plenty of material from industry or verification. Guides on doing the same thing with open source contribution. We should remember that verification is <i>as importa</i> 	in extremely worthwhile t. n how to do a good job of tools are another valuable	So in conclusion: OSDA is brilliant, and theres a-lot of momentum and enthusiastic people involved in making open source hardware designs a reality. And, to keep this going, we need to pay more attention to either doing the verifi- cation, or making sure we describe and show off what verification has been done. Doing this will make open source designs more dependable, and make it easier for people to contribute. We have lots of tools to help do this already, and there are good opportunities to contribute things like stimulus generation and functional coverage collection tools. Industry has had to do all of this before, and we can learn a lot about which approaches work best. Thankyou for listening. I'm sure some of what I said needs more explanation or		

Ke We should remember that verification is *as important* as design. We can't afford to neglect it.

bristol.ac.uk

qualification, so please do ask questions now or come and talk to me afterwards.