LegUp High-Level Synthesis and its Commercialization

Jason Anderson

Workshop on Open-Source Design Automation (OSDA) March 29, 2019

https://janders.eecg.utoronto.ca

http://legupcomputing.com





1

Specifying Computations

Write Software for a Processor

- Easy (comparatively speaking)
- Flexibility → lower performance

Design Custom Hardware

- High performance, low power
- Need specialized knowledge







The Edward S. Rogers Sr. Department
 of Electrical & Computer Engineering
 UNIVERSITY OF TORONTO

FPGA-Based Acceleration

- Implementing computations in hardware can have speed/energy advantages over software:
 - Biophotonic simulations: 4X speed-up, 67X more energy efficient [Cassidy, Betz, FCCM'14]
 - Options pricing: 4.6X faster, 25X more energy efficient [Tse, Thomas, Luk, TVLSI'12]
 - Deep learning accelerator on Arria 10: 1.4 TOPS, 1020 img/s for ImageNet inference [Aydonat et al., FPGA'17]
 - Microsoft Bing search: 2X speed-up, 29% latency reduction [Putnam et al., ISCA'14]



3

The Era of FPGA Cloud Computing is Here

Rapidly emerging FPGA-as-a-Service landscape



Problem: FPGAs Are Difficult to Use





The Edward S. Rogers Sr. Department 🐑 of Electrical & Computer Engineering UNIVERSITY OF TORONTO

A Solution



Flexibility/ **Ease of Use**

High-performance/ **Energy-efficiency**



The Edward S. Rogers Sr. Department in of Electrical & Computer Engineering UNIVERSITY OF TORONTO

HLS Value Proposition





The Edward S. Rogers Sr. Department of Electrical & Computer Engineering **UNIVERSITY OF TORONTO**

7

HLS Value Proposition



HLS Value Proposition



Benefits of HLS

- Time-to-market (lower NRE)
- Easier modifiability/maintainability
 - Design spec is in SW
 - Important for some appls where spec isn't firm or changes frequently, e.g. finance models
- Rapid exploration of HW solution space
- Make FPGA HW accessible to SW engineers
 - Bring the energy and speed benefits of HW to those with SW skills



The Time is Right for HLS

- HLS papers first appeared in the 80's
 - e.g., Yorktown Silicon Compiler (IBM)
- Many "false starts"
 - e.g. Synopsys Behavioral Compiler in 90's
- So... why should it fly now?
 - Hardware size and complexity becoming unmanageable
 - Can't ride wave of processor perf. improvements
 - Must deliver better speed/power through other means
 - Improvements in compiler technology
 - FPGA is the right "IC media" for HLS



LegUp High-Level Synthesis

Programming layer that can target any FPGA



The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO

LegUp Overview





The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO

LegUp Overview (2)

- Under development since 2009
- 5000+ downloads since first release in 2011
 - Open-source license for non-commercial research purposes
- 20+ conference/journal publications, book chapter, multiple awards; community Award at FPL, BP Award at FPL 2017
- Used LegUp to teach summer courses in HK, Harbin, Europe
- Many grad and undergrad "LegUp alumni"

LegUp H	Iigh-Level Synthesis	
Home Online Demo Tutorials Publications	LegUp is an open source high-level synthesis tool being developed at the University of Toronto. The LegUp framework allows researchers to improve C to Verilog synthesis without building an infrastructure from scratch. Our long- term vision is to make FPGA programming easier for software developers.	Team • Yu Ting (Joy) Chen • Hsuan (Julie) Hsiao • Nicholas Giamblanco
Video Presentations Mandelbrot Demo Documentation	The LegUp high-level synthesis tool is freely available, however, only non- commercial, not-for-profit use of the software is permitted (see license). If you are interested in commercial use of the LegUp software, please visit: LegUp Computing Inc.	Supervisors Jason Anderson Stephen Brown
Project Wiki Control C	Download Source > LegUp 4.0 (Aug 17, 2015)	Alumni Andrew Canis Jongsok Choi Ruo Long (Lanny) Lian
Buildbot Quality of Results Phabricator	Try Online Demo >	Omar Ragheb Samridhi Bansal Zakary Georgis-Yap Rlair Fort
About Mailing Lists	The video below presents an overview of the LegUp project.	Bain SyrowikFan Xie

legup.eecg.toronto.edu



LegUp Overview (3)

- Why?
 - Few open-source HLS projects
 - Addresses key FPGA challenge: too hard to program
 - Xilinx/Altera didn't have HLS
 - Inspired by success of other projects:
 - VPR/VTR: FPGA architecture, packing, placement, routing
 - ABC: logic synthesis
 - Do a "big" project with many students
 - Had industry and government funding for it...



Unique Features and Recent Directions



SoC Generation

- With a *single* command, LegUp generates a System-on-Chip with embedded processor & hardware accelerators
 - 1. User designates function(s) for hardware acceleration
 - 2. LegUp performs software/hardware partitioning
 - 3. LegUp compiles hardware partition into hardware accelerator
 - 4. Software partition is compiled for an embedded processor
 - 5. Complete system is generated with memories and interconnect



System-on-Chip: MIPS Soft Processor





System-on-Chip: ARM Hard Processor





19

Parallel Software to Parallel Hardware

- With hardware, one can exploit spatial parallelism
 - Unfamiliar to software engineers
- LegUp can synthesize *software* parallelism (Pthreads/OpenMP) into *spatial* hardware parallelism
- Each SW thread synthesized into a HW module







The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO

ML-Based Area Reduction Advisor

• Apply ML for prediction and/or decision making in HLS



CNN-Based Circuit Area Predictor

Map a program's DFG onto an input image representation for the CNN



The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO

🏇 The Edward S. Rogers Sr. Department

Memory Architecture Synthesis



What if kernel0 and kernel1 want to access the RAM in the same cycle?

Automatically partition RAM into sub-RAMs based on kernel access patterns



Memory Architecture Synthesis (2)

- Profile multi-threaded program behavior
- Partition arrays into sub-arrays (implement in separate RAMs) to provide threads with exclusive access (to extent possible)



The Edward S. Rogers Sr. Department of Electrical & Computer Engineering **UNIVERSITY OF TORONTO**

(d) Block Cyclic

(b) Block

Multi-Clock HLS

- Partition circuit into modules operating on separate clock domains
- Why? Raise circuit performance by allowing sub-circuits to operate as fast as possible
- Automatically insert clock-domain-crossing circuitry
- Proper handing of memories accessed by modules in different domains



HLS for Dynamic Memory

- HLS tools cannot support synthesis of malloc/free (new/delete), yet these are used heavily in programs
- Researching approaches to realize in hardware

```
void foo(...) {
    ...
    p = malloc(...)
    ...
    free(q)
    ...
}
```





The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO

HLS Research Challenges



Quality of the Hardware

 HLS-generated circuits may not be as "good" as human-expert-designed circuits



 However, HLS-generated circuits are better (speed+energy efficiency) than SW on a processor in many/most cases



FFT: Hard to Auto-Synthesize



Syntactic Variance / Constraints

 HLS tool QoR highly sensitive to style of input code + constraints

```
for (i = 0; i < 100; i++)
                                  for (i = 0; i < 100; i++) {
   if (A[i] & 1)
                                     temp1 = sum + A[i];
                                     temp2 = sum - A[i];
       sum += A[i];
                                     sum = (A[i] \& 1) ?
   else
      sum -= A[i];
                                                temp1 : temp2;
                                  }
}
                                                           ers Sr. Department
                                        Can loop pipeline nputer Engineering
Possibly cannot loop pipeline
                                                            OF TORONTO
```





Software Defined Radio", FPT 2012.

path\

Raising Abstraction Further / Beyond C

- Learning curve to write HLS-style software+pragmas
- Libraries for specific domains
 - Easy-to-use C/C++ libraries with clean API
 - Underlying implementation of functions is written in "HLS style"
 - Machine learning, compression, computational finance
- Domain-specific languages (DSLs)





Debugging

- Invariably... things go wrong, e.g.:
 - Integration of synthesized HW in system
 - Silicon issues: timing, reliability (SEUs)
- Today's HLS:

ge <mark>jeledeltsmite 196 (28) ym Carolo Smidet Add Wym Tayls Lenat Bolgnuis Ynden 196</mark>) I R DL -	Chip
<u>8.000000000000000000000000000000000000</u>		amh
Image: Second		
Image: Section 2014 11 <th>Image: Water - Cold Alt C fs. D2 Image: Water - Cold Alt C fs</th> <th>ScopePro</th>	Image: Water - Cold Alt C fs. D2 Image: Water - Cold Alt C fs	ScopePro
podprov_UloT pod_processor() Arditecture podprov_UloT pod_processor() Arditecture podprov_UloT pod_processor() Arditecture podprov_UloT fs.add_nur_UloT Arditecture podprov_UloT fs.add_nur_UloT Arditecture control (12,10) The foreign (12,10) Arditecture control (12,10) Ardi	Comparison C	SignalTap II ELA
Q Opension →→→ →→ ⊕ Ø All → ⊕ Ø All ↓ </th <th></th> <th>Signal Tap II</th>		Signal Tap II
	Image: Stream Joint	
Losting work, work, jew, control /	by 1147 cc(1) < (6s(1), 11 / (s(1))) / (s(2), 1) /	ADTERA. Contractor Contractor Co
Message Viewer III C Transcript III		и нин
liantoor"and on here af 1999	1 477019 (X 100019	QUARTUS'II

Debugging Heterogeneous Platforms

- Debugging just the HLS code is a challenge in itself
- Debugging heterogeneous system with HLS-generated accelerator code, processor, GPU, ...



Visualization

Today's HLS:





"Black box"



(hundreds/tens) thousands of lines of HDL code The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO

Visualization (2)

	fcallgrind.out.22504 [./oisrd -d 0 -nofork] - KCachegrind 👝 🗆 🛛											
Eile	⊻iew	<u>G</u> o <u>S</u>	ettings <u>H</u> elp									
							scheduler					
Sea	rch:			(No Grouping)	-	Types	<u>C</u> allers	All Callers	Source	Callee <u>M</u> ap		
Ind	il.	Self	Called Function			Incl.	Distanc	e Called	Caller			
	99.92		1 🗾 scheduler			100	.00	4	1 0×0000	0008C0 (ld-2.4.so)	_	
	0.89	0.54	739 588 🗾 list_remove			100	.00	3	1 0×0804	04D2C0 (olsrd)	- 1	
	7.09 0.54 895 709 osr_spf_del_cand_tree 0.52 0.52 205 383 strcmp			100.00 2		2	1 delow	w main) (libc-2.4.so)	- 1			
				100	.00	1	1 main (c	(olsrd: main.c)	- 1			
	16.11	0.52	3 853 📕 parse_packet								- 1	
0.52 0.52 517 568 avl_insert_after									- 1			
0.53 0.51 122 918 0×00063DA0								- 1				
0.53 0.51 127 132 0×000646C0								- 1				
0.44 0.44 366 487 olsr_calc_tc_edge_entry_etx									- 1			
	0.41	0.41	754 951 🔜 list_is_empty								- 1	
11	0.40	0.40	17 600 - - I I I	a second address of the								

"SW-engineer comprehensible" HW visualization capabilities are needed that guide HW optimization



Commercialization





Our research at University of Toronto developed the award-winning LegUp FPGA high-level synthesis design tool



Andrew Canis, Ph.D

CEO

Altera, Sun Labs, Oracle Labs 10 technical publications



Jongsok Choi, Ph.D

СТО

Intel, Qualcomm, Marvell, STMicroelectronics 15 technical publications



Ruolong Lian, M.A.Sc Profes

Altera, Google

2 technical publications



c Professor Jason Anderson

Chief Scientific Advisor

University of Toronto 10+ years Xilinx 80+ publications, 28 patents 38

ENGINEERING TEAM





Intel, Waratah Capital Advisors

Joined in March 2018



Omar Ragheb, M.Eng Software Engineer

KACST, Mobiserve

Joined in Feb. 2018

Mehul Gupta Software Engineering Intern University of Waterloo Joined Jan. 2019 39

40

Company Background

- LegUp Computing was founded in 2015
- Spin-off from the University of Toronto
- Offices in Toronto, Canada
- 6 full-time engineers and growing
- Seed funding from Intel in January 2018



- Revenue:
 - 3+ years ongoing contract with FPGA vendor using our HLS/SoC tools
 - Licensing revenue from embedded engineers using LegUp for low-latency motor control applications

www.legupcomputing.com

LegUp HLS: Commercial Release

- Latest 6.7 release in Mar. 2019
- Downloadable via website
 - 30-day free trial; paid yearly subscription
- Windows & Linux support
- Key Features
 - Multi-threading support
 - Best-in-the-class pipelining
 - Push-button System-on-Chip generation
 - Vendor-agnostic





LegUp Graphical IDE: Windows/Linux







· Network processing engines on cloud FPGAs and Intel's on-premises acceleration cards



43

Accelerating Memcached on AWS

- Memcached is high-performance, distributed memory object caching system
 - Used by Facebook, Twitter, Reddit, Youtube, etc







Business Models

1. Software licensing model

- Revenue:
 - Yearly licensing fee per seat of the HLS software
 - Support contract for features and bug fixes
- Customers:
 - Engineers using FPGAs who want higher productivity
 - FPGA vendors who need a HLS tool to stay competitive
 - Software engineers using FPGAs in cloud

2. Applications running on FPGAs

- Cloud FPGA or on-premise FPGA applications
 - Database applications like Memcached
 - Financial trading and risk analysis algorithms
 - Deep learning, image/audio processing, analytics
- Revenue: \$/instance/hour on cloud or licensing bitstream for on-premise



THANK YOU! QUESTIONS?

https://janders.eecg.utoronto.ca/ janders@eecg.toronto.edu



The Edward S. Rogers Sr. Department of Electrical & Computer Engineering UNIVERSITY OF TORONTO