

### UVVM - The fastest growing FPGA verification methodology world-wide!

Workshop on Open Source Design Automation (OSDA) 2019

Please also see related conference paper: https://osda.gitlab.io/19/tallaksen.pdf

www.bitvis.no Your partner for Embedded SW and FPGA

# Handout version

- Some slides were skipped during the presentation in order to keep to the schedule.
   These are now included (and marked as such)
- The presentation had a lot of animation to ease the understanding. This is not available in this PDF.
   If you would like to have a copy of the animated presentation (as a powerpoint-show-file), please send a request to espen.tallaksen@bitvis.no, and I will send it to you.
- You may download the complete UVVM from www.github.com/UVVM



# Why Testbenches and Simulation?



#### Far more control and observability

- Variables and intermediate signals can be viewed.
- Environment and testdriver can also be viewed.
- Must often coordinate I/O and internal state to verify corner cases.
- ✓ Single stepping through code and signals is possible
- "Embedded analysers" often sample on clock edges. Simulators show detailed signal sequences.
- Far faster iterations
  - even more important for time consuming P&R
- May have a structured bottom-up verification.
- Detect bugs that cannot or most probably will not be detected in a lab-test
  - Detect bugs in modules for functionality outside currently known scope.
  - Detect bugs that occur in abnormal situations
  - Detect bugs that are hard to provoke with current HW, SW or Test system
- Most bugs can be found with short simulations.



### The 2018 Wilson Research Group Functional Verification Study (1)

### Half the project time is spent in verification



### Could we be more efficient? - structured?



### The 2018 Wilson Research Group Functional Verification Study (2)

### Half the verification time is spent on debugging



### We can definitely be more efficient! - structured!



## Quality and Efficiency enablers



Significantly affects:

- Man hours / Cost
- Schedule & TTM
- Quality & MTTF
- Product LCC
- ... Next project

Easily save 100-500 hours Sometimes 1000-2000 hours

Insufficient simulation will often cause late problems



6

# Why **VHDL** Verification?

- The most popular FPGA development language world-wide \*1
- 60% of all FPGA designer world-wide use VHDL \*1

### For VHDL designers:

VHDL is by far the best language for verification

- The most efficient
- The least expensive

Note 1:

- Numbers taken from Wilson Research 2018 (bi-annual)
- Numbers do actually go more in favour of VHDL (due to surveyee limitations)

bitvis

7 UVVM - The fastest growing ....

# Simple testbench scenario







- Required for both simple and advances testbenches
  - Advanced TB architectures need additional advanced structures,
     but these are also building on the basic infrastructure.



### Using the log method

log(msg) -- Simplest version of all

• Where?  $\rightarrow$  Anywhere!

```
-- In test sequencer as a normal progress msg log("Checking Registers in UART");
```

BV: 160 ns uart tb Checking Registers in UART



Pluss lots of other log variants

*10 UVVM - The fastest growing ....* 



# check\_value()

check\_value(val, exp, severity, msg, [scope]) -- Simple version

- Checks value against expected (or boolean)
  - Triggers an(**alert**) if fail and reports mismatch + message
- Overloads for sl, slv, u, s, int, bool, time
- With or without a return value (boolean OK)

```
-- E.g. inside the test sequencer
check_value(dout, x"00", ERROR, "dout must be default inactive");
```

BV: 60 ns irqc\_tb check\_value(slv x00)=> OK. dout must be default inactive

BV:==	===========	
BV: E	RROR:	
BV:	192 ns.	irqc_tb
BV:		value was: 'xFF'. expected 'x00'.
BV:		dout must be default inactive
BV:==		





# await\_value()

await\_value(irq, '1', 0 ns, 2\* C\_CLK\_PERIOD, ERROR, "Interrupt expected immediately");

- expects (and waits for) a given value on the signal
  - inside the given time window
  - otherwise timeout with an **alert**
  - accepts value if already present and min = 0ns

A variant on this is await\_change()



# Alerts and severities

- Severities
  - note, warning, error, failure
  - tb\_note, tb\_warning, tb\_error, tb\_failure
  - manual\_check
- All alert levels (severity levels) are counted separately
- May set\_alert\_stop\_limit(alert\_level, N>=0)
- May set\_alert\_attention(alert\_level, IGNORE|REGARD)
- May increment\_expected\_alerts(alert\_level, N)
- May report\_alert\_counters(VOID)



# **Report summaries**

### report\_alert\_counters(VOID);

		REGARDED	EXPECTED	IGNORED	Comment
NOTE	:	0	0	0	ok
TB_NOTE	:	0	0	0	ok
WARNING	:	0	0	0	ok
TB_WARNING	:	0	0	0	ok
MANUAL_CHECK	:	0	0	0	ok
ERROR	:	0	0	0	ok
TB_ERROR	:	0	0	0	ok
FAILURE	:	0	0	0	ok
TB FAILURE	:	0	0	0	ok



# More in UVVM Utility Library

- check\_stable(), await\_stable()
- clock\_generator(), adjustable\_clock\_generator()
- random(), randomize()
- gen\_pulse()
- block\_flag(), unblock\_flag(), await\_unblock\_flag()
- await\_barrier()
- enable\_log\_msg(), disable\_log\_msg()
- to\_string(), fill\_string(), to\_upper(), replace(), etc...
- normalize\_and\_check()
- set\_log\_file\_name(), set\_alert\_file\_name()
- wait\_until\_given\_time\_after\_rising\_edge()

• etc...



### Well Documented

### UVVM Utility Library - Quick Reference

Checks and awaits	String ha	ndling
<pre>[v_bool :=] check_value(value, [exp], alert_level, msg, [])</pre>	v_string	:= to_string(va
<pre>[v_bool :=] check_value_in_range(value, min_value, max_value, alert_level, msg, [])</pre>	v_string	:= justify(val, j
neck stable(target stable reg alert level msg [ ])	v_string	:= fill_string(v
	v_string	:= to_upper(va
await_change(target, min_time, max_time, alert_level, msg, [])	v_character	:= ascii_to_c
await_value(target, exp, min_time, max_time, alert_level, msg, [])	v_int	:= char_to_as
await_stable(target, stable_req, stable_req_from, timeout, timeout_from, alert_level, msg, [])	v_natural	:= pos_of_left

#### Checks and awaits 1.1

	Description
Name Parameters and examples	Description
<pre>[v_bool :=] check_value() val(bool), [exp(bool)], alert_level, msg, [scope, [msg_id, [msg_id_panel]]] val(sl), exp(sl), [match_strictness], alert_level, msg, [scope, [radix, [format, [msg_id, [msg_id_panel]]]]) val(sl), exp(sl), [match_strictness], alert_level, msg, [scope, [radix, [format, [msg_id_panel]]]]) val(s), exp(s), alert_level, msg, [scope, [radix, [format, [msg_id_panel]]]]) val(s), exp(sl), alert_level, msg, [scope, [radix, [format, [msg_id_panel]]]]) val(int), exp(int), alert_level, msg, [scope, [msg_id, [msg_id_panel]]]] val(real), exp(real), alert_level, msg, [scope, [msg_id, [msg_id_panel]]] val(time), exp(time), alert_level, msg, [scope, [msg_id, [msg_id_panel]]] Examples check_value(v_int_a, 42, WARNING, "Checking the integer"); v_check := check_value(v_slv5_a, "11100", MATCH_EXACT, ERROR, "Checking the SLV", "My Scope",</pre>	Checks if val equals exp, a values do not match. The result of the check is r called as a function. If val is of type slv, unsign arguments: - match_strictness: Specif , e.g. - radix : for the vector rep HEX_BIN_IF_INVALID. (HEX_BIN_IF_INVALID r vector contains any U, X, Z or W, - in which - format may be AS_IS or is formatted in the log.
[tb_]error(msg, [scope])	randonnize(seed1, seed2)
[tb]]failure(msg. [scope])	Signal gonorators

Signal generators

# How do you get started?

### The <u>exhaustive</u> list of what to do:

- 1. Download from Github https://github.com/UVVM/UVVM
- 2. Compile Utility Library
  a) Inside your simulator go to `uvvm\_util/sim'
  b) execute: `source ../script/compile\_src.do'
- Include the library inside your testbench by adding the following lines before your testbench entity declaration: *library uvvm\_util; context uvvm\_util.uvvm\_util\_context;*
- You may now enter any utility library command inside your testbench processes (or subprograms) e.g. log("Hello world");



A total of

**5** minutes

Clone or download -

# BFMs to handle interfaces

- Handle transactions at a higher level
  - E.g. Read, Write, Send packet, Config, etc

#### BFM: Bus Functional Model

- A model or model set (or API) for handling transactions on a physical interface.
- Models the environment e.g. a bus master



# BFMs to handle interfaces

Handle transactions at a higher level

✓ E.g. Read, Write, Send packet, Config, etc

Example: BFM procedure for a CPU access to a module's register

E.g. write 0xF0 into a register at address 0x22



# BFMs to handle interfaces

Handle transactions at a higher level

- ✓ E.g. Read, Write, Send packet, Config, etc
- More understandable for anyone
- Simpler code & Improved overview
- Uniform style, method, sequence, result
- Easy to add several very useful features



### **Replaced by:**

write(x"22", x"F0");

#### or:

sbi\_write(C\_UART\_TX, x"F0");



# Simple data communication





# Further testbench challenges

- Utility Library and BFMs are great for simple testbenches
- BUT Additional challenges for more complex verification:
  - Cycle related corner cases are almost never tested
  - Difficult to get an overview for DUT with multiple interfaces
  - Split transactions are cumbersome to control
  - Difficult to synchronize stimuli/checks on multiple interfaces
  - Several central sequencers often have to be coordinated
  - The sequence of events is often difficult to follow
  - Debugging is often terrible
  - Functional coverage often too low
  - Inefficient testbench reuse within a single project
  - Inefficient testbench reuse from one project to another



# The SW/HW interface

- Inherently a lot of parallel activity and huge complexity
  - SW/User cannot possibly control all the details inside each module at all times
  - SW/user thus issues pre-defined commands (register setup)
- SW and Design Harness (HW) are totally separated
  - Enables separate and independent work
  - SW is often a magnitude more work than HW
     → Important to allow SW development to be as simple as possible
  - Thus often an abstraction layer in between to allow higher level programming





# Mirror the SW/HW interfacendout version







# Verification component





### Verification of more complex DUT: - Three main development areas

- 1: The complete Testbench with Test harness (optional hierarchy)
- 2: The Verification Components Encapsulated BFM plus more
- 3: The Central Test Sequencer







# 1:The UVVM testbench/harness

### UVVM is LEGO-like

- Build test harness
  - Instantiate DUT and VVCs
  - Connect VVCs to DUT
- Build TB with test sequencer
  - Instantiate test harness
  - Include VVC methods pkg Connections included
  - No additional connections
  - VVCs could be inside DUT



- $\rightarrow$  Standard global interface throughout test harness
- $\rightarrow$  Standard protocol from test sequencer to VVC



### 2: VVC: VHDL Verification Component



→ Standard VVC internal architecture

28 UVVM - The fastest growing ....



### 2: VVC: VHDL Verification Component





# 3: The test sequencer

(Based on very structured TB and VVCs)

- The sequencer is the most important part of the Testbench
- Most man-hours will be (or should be) spent here
- MUST be easy to understand, modify, maintain, ....





### Command sequence - Transactions

Test sequencer issues commands 1. Apply and check data:



sbi\_write(SBI\_VVCT,1, C\_ADDR\_TX\_DATA, x"A0", "Send byte UART TX"); uart\_expect(UART\_VVCT,1,RX x"A0", "Check byte from UART TX"); uart\_transmit(UART\_VVCT,1,TX x"A1", "Apply byte on UART RX"); wait for C\_FRAME\_PERIOD;

sbi\_check(SBI\_VVCT,1, C\_ADDR\_RX\_DATA, x"A1", "Check UART RX byte");

Several additional common commands for: - Synchronization between VVCs

Controlling the VVC behaviour and command flow to VVC



# await\_value(rx\_empty, '0', 0, 12\*bit\_period, ERROR, message);

insert\_delay(SBI\_VVCT,1, 2 \* C\_CLK\_PERIOD);

await\_completion(UART\_VVCT,1,RX, 1 us, "Finish before .....");

await unblock flag("my flag", 100 ns, "waiting for my flag")

await\_barrier(global\_barrier, 100 us, "waiting for global barrier")

→ Standard synchronization between any process or VVC
 → Standard timeout and messaging

# Commands for synchronization

Test sequencer issues commands



# handout version

Included for



### Commands for VVC control

Included for handout version

Test sequencer issues commands



flush\_command\_queue(SBI\_VVCT, 1, "Flushing command queue");

fetch\_result(SBI\_VVCT,1, v\_idx, v\_data, v\_ok, "Fetching data");

terminate current command(SBI VVCT, 1, "Terminating command");

get last received cmd idx(SBI VVCT, 1);

terminate\_all\_commands (VVC\_BROADCAST, "Terminating all commands");

 $\rightarrow$  Standard set of common commands for all VVCs

 $\rightarrow$  Standard multicast and broadcast of common commands



# Debugging Commands and new Hand of Sersion



- Debugging TB is often more work than debugging the DUT...
- May follow the command through from test sequencer to execution
  - And automatically print out logs just by enabling verbosity

```
2045ns TB seq.(uvvm) ->uart_transmit(UART_VVC,1,TX, x"AA"): . [15]
2045ns UART_VVC,1,TX uart_transmit(UART_VVC,1,TX, x"AA"). Command received [15
2045ns UART_VVC,1,TX uart_transmit(UART_VVC,1,TX, x"AA") Will be executed [15]
3805ns UART_VVC,1,TX uart transmit(x"AA") completed. [15]
```

→ Standard debugging structure
→ Standard debugging control



*34 UVVM - Setting a standard...* 

# The ESA extensions



- ESA (European Space Agency) project on new UVVM extensions
- Intention: Improve FPGA quality and verification efficiency
- The extensions
  - Scoreboarding
  - Monitors
  - Controlling randomisation and functional coverage
  - Error injection
  - Local sequencer
  - Watchdog
  - Controlling property checkers
  - Req. vs Verif Matrix (Test coverage)







#### Scoreboard

- ➔ Autonomous checks
- ➔ Pass vs Fail
- ➔ Error++ count
- ➔ Multiple statistics



## Using monitors





- Monitor
  - Analyses transaction directly on the DUT interface
  - Passes transaction to the Model



# UVVM: Structure & Overview & Reuse version

- Lego-like Test harness
- Reusable VVCs
- Reusable VVC structure
- Simple synchronisation



- handle any number of interfaces in a structured manner
- Clear sequence of event almost like pseudo code
- Test cases are simple to understand
- simple debugging of TB and DUT

Non UVVM BFMs and VVCs may easily be wrapped to UVVM

UVVM BFMs and VVCs may be used anywhere - exactly as is



# Wishful thinking

UVVM

#### Wouldn't it be nice if we could ...

- handle any number of interfaces in a structured manner?
- reuse major TB elements between module TBs?
- reuse major module TB elements in the FPGA TB?
- read the test sequencer almost as simple pseudo code?
- recognise the verification spec. in the test sequencer?
- understand the sequence of event
   just from looking at the test sequencer
- allow simple debugging of TB and DUT





# Benefits of standardisation

- even more important for Open source..

- Same simple TB architecture independent of designer
- Same VVC architecture independent of designer
  - And almost independent of Interface
- Same commands from one VVC to another
  - Same behaviour and response from one VVC to another
  - Even simple for SW and HW designers to write and understand
- Easy to make new VVCs
  - And for others to use it in all different ways
- Established debug-mechanisms and support
  - Allows much faster and better debugging
- Same synchronization mechanism between any VVC and TB
- Easy to reuse major TB parts from one TB to another
- Easy to share VVCs between anyone

40 UVVM - The fastest growing ....



# UVVM – Used world-wide

- UVVM is used by
  - 10% of all FPGA designers world-wide \*1
  - (VHDL used by >60% world-wide. 80-90% in Europe)
  - → UVVM: Used by approx 20% of all VHDL FPGA designers
- From almost zero 3 years ago...

### → Fastest growing verification methodology in the world

Recommended by Doulos for Testbench Architecture

#### ESA project to extend the UVVM functionality

- \*1: According to Wilson Research, October 10, 2018 (Survey executed spring 2018)
  - 41 UVVM The fastest growing ....



# Summary

UVVM runs on GHDL (open source)

- Huge improvement potential for more structured FPGA verification
   UVVM is unlocking this improvement potential
- Massive improvement potential for testbench reuse
   UVVM is a game changer for efficient reuse
- Most testbenches are difficult to understand
   > UVVM: Easily understandable, maintainable, extensible
- There has been no standardisation for VHDL testbenches
  - → UVVM standardises Test harness, VVCs and Commands
  - ➔ UVVM standardisation does not result in any lock-in

Testbench standardisations allow cooperation and compatibility

ESA project is extending UVVM

Community VVCs soon?

UVVM may save 1000-2000 hours on a complex project



#### 3-day course: Advanced VHDL Verification – Made simple

Included for handout version

#### Achieve the key aspects for ANY good testbench: Overview - Readability - Extensibility - Maintainability - Reuse

- Using sub-programs and other important VHDL constructs for verification
- Making self-checking testbenches
- Using logging and alert handling
- Applying value and stability checkers and waiting with a timeout for events
- Making your own BFM and adding features to speed up verification and debugging
- Making directed and constrained random tests knowing where to use what or a mix
- Learning to use OSVVM randomization and functional coverage
- Applying OSVVM coverage driven tests in a controlled manner
- Using verification components and advanced transactions (TLM) for complex scenarios
- Target data and cycle related corner cases and verifying them
- Learning to use UVVM to speed up testbench writing and the verification process

Making an easily understandable and modifiable testbench even for really complex verification – and do this in a way that even SW and HW developers can understand them.

#### More info under <a href="https://bitvis.no/course-calendar/">https://bitvis.no/course-calendar/</a>

